This is a quick video tutorial on how to use Modelsim for logic gate design and verification. An AND gate is constructed with verilog HDL and a testbench is also created to test it's logic. We start by creating a project in Modelsim, then create an AND gate and then the testbench. Finally operation of the gate is checked through simulation.

Watch the video below-



For VHDL book see Download VHDL Coding Styles and Methodology pdf ebook free.

0 comments:

Post a Comment

 
Top